CEL

BIPOLAR ANALOG + DIGITAL INTEGRATED CIRCUIT

μPB1007K

REFERENCE FREQUENCY 16.368 MHz, 2nd IF FREQUENCY 4.092 MHz RF/IF FREQUENCY DOWN-CONVERTER + PLL FREQUENCY SYNTHESIZER IC FOR GPS RECEIVER

DESCRIPTION

The μPB1007K is a silicon monolithic integrated circuit for GPS receiver. This IC is designed as double conversion RF block integrated Pre-Amplifier + RF/IF down-converter + PLL frequency synthesizer on 1 chip.

This IC is lower current than the μPB1005K and packaged in a 36-pin QFN package.

This IC is manufactured using our 30 GHz f_{max} UHS0 (Ultra High Speed Process) silicon bipolar process.

FEATURES

- Double conversion : f_{REFin} = 16.368 MHz, $f_{1stIFin}$ = 61.380 MHz, $f_{2ndIFin}$ = 4.092 MHz
- Integrated RF block : Pre-Amplifier + RF/IF frequency down-converter + PLL frequency synthesizer
- Needless to input counter data : fixed division internal prescaler
  - VCO side division : ÷200 (÷25, ÷8 serial prescaler)
  - Reference division : ÷2
- Supply voltage : V_{CC} = 2.7 to 3.3 V
- Low current consumption : I_{CC} = 25.0 mA TYP. @ V_{CC} = 3.0 V
- Gain adjustable externally : Gain control voltage pin (control voltage up vs. gain down)
- On-chip pre-amplifier : G_P = 15.5 dB TYP. @ f = 1.57542 GHz
  NF = 3.2 dB TYP. @ f = 1.57542 GHz
- Power-save function : Power-save dark current I_{CC}(PD) = 5 μA MAX.
- High-density surface mountable : 36-pin plastic QFN

APPLICATIONS

- Consumer use GPS receiver of reference frequency 16.368 MHz, 2nd IF frequency 4.092 MHz (for general use)

ORDERING INFORMATION

Part Number	Package	Supplying Form
μPB1007K-E1-A	36-pin plastic QFN	• 12 mm wide embossed taping • Pin 1 indicates pull-out direction of tape • Qty 2.5 kpcs/reel

Remark To order evaluation samples, contact your nearby sales office.
Part number for sample order: μPB1007K-A

Caution Electro-static sensitive devices

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Document No. PU10014EJ02V0DS (2nd edition)
Date Published February 2002 CP(K)

The mark ★ shows major revised points.

PRODUCT LINE-UP (T_A = +25°C, V_{CC} = 3.0 V)

Type	Part Number	Functions (Frequency unit: MHz)	V_{CC} (V)	I_{CC} (mA)	CG (dB)	Package	Status
Clock Frequency Specific 1 chip IC	μPB1007K	Pre-amplifier + RF/IF down-converter + PLL synthesizer REF = 16.368 1stIF = 61.380/2ndIF = 4.092	2.7 to 3.3	25.0	100 to 120	36-pin plastic QFN	New Device
	μPB1005GS	RF/IF down-converter + PLL synthesizer REF = 16.368 1stIF = 61.380/2ndIF = 4.092	2.7 to 3.3	45.0	76 to 96	30-pin plastic SSOP	Available
	μPB1005K					36-pin plastic QFN	

Remark Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.
To know the associated products, please refer to their latest data sheets.

SYSTEM APPLICATION EXAMPLE

GPS receiver RF block diagram



Caution This diagram schematically shows only the μPB1007K's internal functions on the system. This diagram does not present the actual application circuits.

PIN CONNECTION AND INTERNAL BLOCK DIAGRAM

Top View



PIN EXPLANATION

Pin No.	Pin Name	Applied Voltage (V)	Pin Voltage (V)	Function and Application	Internal Equivalent Circuit
1	$Pre\text{-}AMP_{out}$	–	voltage as same as V_{CC}	Output pin of Pre-amplifier. Output biasing and matching required as it is a open collector output.	
2	$V_{CC}(V_{reg})$	2.7 to 3.3	–	Supply voltage pin of voltage regulator. This pin should be externally equipped with bypass capacitor to minimize ground impedance.	
3	$GND(V_{reg})$	0	–	Ground pin of voltage regulator.	
35	$Pre\text{-}AMP_{in}$	–	0.79	Input pin of Pre-amplifier. LC matching circuit must be connected to this pin.	
36	GND(Pre-AMP)	0	–	Ground pin of Pre-amplifier.	
4	$RF\text{-}MIX_{in}$	–	1.00	Input pin of RF mixer. 1 575.42 MHz band pass filter can be inserted between pin 1 and 4.	
5	GND(RF-MIX)	0	–	Ground pin of RF mixer.	
33	$RF\text{-}MIX_{out}$	–	1.30	Output pin of RF mixer. 1st IF filter must be inserted between pin 31 and 33.	
34	V_{CC}(RF-MIX)	2.7 to 3.3	–	Supply voltage pin of RF mixer. This pin should be externally equipped with bypass capacitor to minimize ground impedance.	
6	1stLO-OSC1	–	1.80	Pin 6 and 7 are each base pin of differential amplifier for 1st LO oscillator. These pins should be equipped with LC and varactor to oscillate on 1 636.80 MHz as VCO.	
7	1stLO-OSC2	–	1.80		
8	V_{CC}(1stLO-OSC)	2.7 to 3.3	–	Supply voltage pin of differential amplifier for 1st LO oscillator circuit.	

<table>
<tr><th>Pin No.</th><th>Pin Name</th><th>Applied Voltage (V)</th><th>Pin Voltage (V)</th><th>Function and Application</th><th>Internal Equivalent Circuit</th></tr>
<tr><td>9</td><td>V_{CC}(PLL Block)</td><td>2.7 to 3.3</td><td>–</td><td>Supply voltage pin of PLL block. This pin should be externally equipped with bypass capacitor to minimize ground impedance.</td><td rowspan="3"> 
</td></tr>
<tr><td>10</td><td>CP_{out}</td><td>–</td><td>Output in accordance with phase difference.</td><td>Output pin of charge-pump. This pin should be equipped with external RC in order to adjust dumping factor and cut-off frequency. This tuning voltage output must be connected to varactor diode of 1stLO-OSC.</td></tr>
<tr><td>11</td><td>GND(PLL Block)</td><td>0</td><td>–</td><td>Ground pin of PLL block.</td></tr>
<tr><td>12</td><td>V_{CC}(PLL Block)</td><td>2.7 to 3.3</td><td>–</td><td>Supply voltage pin of PLL block. This pin should be externally equipped with bypass capacitor to minimize ground impedance.</td><td rowspan="4"> 
</td></tr>
<tr><td>13</td><td>LO_{out}</td><td>–</td><td>1.85</td><td>Monitor pin of 1/200 prescaler output.</td></tr>
<tr><td>14</td><td>$REF_{out}2$</td><td>–</td><td>1.68</td><td>Monitor pin of 1/2 prescaler output.</td></tr>
<tr><td>15</td><td>Power Down1</td><td>0 or V_{CC}</td><td>–</td><td>Stand-by mode control pin of Pre-amplifier block, 1stLO-OSC block, charge pump prescaler block, LO output amplifier, RF mixer, IF mixer, 2ndIF amplifier.
<table>
<tr><td>Low</td><td>OFF</td></tr>
<tr><td>High</td><td>ON</td></tr>
</table></td></tr>
</table>

Pin No.	Pin Name	Applied Voltage (V)	Pin Voltage (V)	Function and Application	Internal Equivalent Circuit
16	Power Down2	0 or V_{CC}	–	Stand-by mode control pin of reference block. Low: OFF High: ON	
17	$REF_{out}1$	–	–	Output pin of reference frequency. The frequency from pin 19 can be taken out as 3 V_{P-P} swing.	
18	$REF_{in}2$	–	2.45	Input pin of reference frequency. This pin should be grounded through capacitor.	
19	$REF_{in}1$	–	2.45	Input pin of reference frequency. This pin can use as an input pin of reference frequency buffer. This pin should be equipped with external 16.368 MHz oscillator (example: TCXO).	
20	V_{CC}(REF Block)	2.7 to 3.3	–	Supply voltage pin of reference block. This pin should be externally equipped with bypass capacitor to minimize ground impedance.	
21	GND(REF Block)	0	–	Ground pin of reference block.	
22	$2ndIF_{out}$	–	1.80	Output pin of 2nd IF amplifier. This pin output 4.092 MHz. This pin should be equipped with external buffer amplifier to adjust level to next stage on user's system.	
23	V_{CC}(2nd IF-AMP)	2.7 to 3.3	–	Supply voltage pin of 2nd IF amplifier. This pin should be externally equipped with bypass capacitor to minimize ground impedance.	
24	2ndIFbypass	–	2.10	Bypass pin of 2nd IF amplifier. This pin should be grounded through capacitor.	
25	$2ndIF_{in}2$	–	2.10	Pin of 2nd IF amplifier input 2. This pin should be grounded through capacitor.	
26	$2ndIF_{in}1$	–	2.10	Pin of 2nd IF amplifier input 1. 2nd IF filter can be inserted between 26 and 28.	
27	GND(2nd IF-AMP)	0	–	Ground pin of 2nd IF amplifier.	

Pin No.	Pin Name	Applied Voltage (V)	Pin Voltage (V)	Function and Application	Internal Equivalent Circuit
28	$IF\text{-}MIX_{out}$	–	1.0	Output pin of IF mixer. IF mixer output signal goes through gain control amplifier before this emitter follower output port.	
29	V_{CC}(IF-MIX)	2.7 to 3.3	–	Supply voltage pin of IF mixer. This pin should be externally equipped with bypass capacitor to minimize ground impedance.	
30	V_{GC}(IF-MIX)	0 to 3.3	–	Gain control voltage pin of IF mixer output amplifier. This voltage performs forward control (V_{GC} up → Gain down).	
31	$IF\text{-}MIX_{in}$	–	1.97	Input pin of IF mixer.	
32	GND(IF-MIX)	0	–	Ground pin of IF mixer.	

Caution Ground pattern on the board must be formed as wide as possible to minimize ground impedance.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Ratings	Unit
Supply Voltage	V_{CC}	T_A = +25°C	3.6	V
Total Circuit Current	$I_{CCTotal}$	T_A = +25°C	100	mA
Power Dissipation	P_D	T_A = +85°C **Note**	360	mW
Operating Ambient Temperature	T_A		–40 to +85	°C
Storage Temperature	T_{stg}		–55 to +150	°C

Note Mounted on double-sided copper-clad 50 × 50 × 1.6 mm epoxy glass PWB

RECOMMENDED OPERATING RANGE

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{CC}	2.7	3.0	3.3	V
Operating Ambient Temperature	T_A	–40	+25	+85	°C
RF Input Frequency	f_{RFin}	–	1 575.42	–	MHz
1st LO Oscillating Frequency	$f_{1stLOin}$	–	1 636.80	–	MHz
1st IF Input Frequency	$f_{1stIFin}$	–	61.380	–	MHz
2nd LO Input Frequency	$f_{2ndLOin}$	–	65.472	–	MHz
2nd IF Input Frequency	$f_{2ndIFin}$	–	4.092	–	MHz
Reference Input/Output Frequency	f_{REFin} f_{REFout}	–	16.368	–	MHz
LO Output Frequency	f_{LOout}	–	8.184	–	MHz

ELECTRICAL CHARACTERISTICS (T_A = +25°C, V_{CC} = 3.0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Total Circuit Current	$I_{CCTotal}$	All block operating @ PLL lock	19.0	25.0	35.0	mA
Power-save Dark Current	I_{CC}(PD)	Pin 15 = Pin 16 = 0 V	–	–	5	μA
Reference Block Circuit Current	I_{CC}REF	Pin 15 = 0 V, Pin 16 = 3 V	–	3	4	mA
Pre-amplifier Block (f_{RFin} = 1 575.42 MHz, Z_S = Z_L = 50 Ω)						
Circuit Current 1	I_{CC}1	No Signals	1.65	2.50	3.50	mA
Power Gain	G_P	Input/Output matching, P_{RFin} = –40 dBm	12.5	15.5	18.5	dB
★ Noise Figure	NF	Input/Output matching	–	3.2	4.0	dB
RF Down-converter Block (f_{RFin} = 1 575.42 MHz, $f_{1stLOin}$ = 1 636.80 MHz, P_{LOin} = –10 dBm, Z_S = Z_L = 50 Ω)						
Circuit Current 2	I_{CC}2	No Signals	5.2	7.0	9.9	mA
RF Conversion Gain	CG_{RF}	P_{RFin} = –40 dBm	15.5	18.5	21.5	dB
RF-SSB Noise Figure	NF_{RF}		–	10.5	13.5	dB
RF Saturated Output Power	$P_{O(sat)RF}$	P_{RFin} = –10 dBm	–4	–1	–	dBm
IF Down-converter Block ($f_{1stIFin}$ = 61.38 MHz, $f_{2ndLOin}$ = 65.472 MHz, Z_S = 50 Ω, Z_L = 2 kΩ)						
Circuit Current 3	I_{CC}3	No Signals	2.7	3.5	5.0	mA
IF Conversion Voltage Gain	$CG_{(GV)IF}$	at Maximum Gain, $P_{1stIFin}$ = –50 dBm	40	43	46	dB
IF-SSB Noise Figure	NF_{IF}	at Maximum Gain	–	11.5	14.5	dB
2nd IF Saturated Output Power	$P_{O(sat)2ndIF}$	at Maximum Gain, $P_{1stIFin}$ = –20 dBm	–9.0	–6.0	–	dBm
Gain Control Voltage	V_{GC}	Voltage at Maximum Gain CG_{IF}	–	–	1.0	V
Gain Control Range	D_{GC}	$P_{1stIFin}$ = –50 dBm	20	–	–	dB
2nd IF Amplifier ($f_{2ndIFin}$ = 4.092 MHz, Z_S = 50 Ω, Z_L = 2 kΩ)						
Circuit Current 4	I_{CC}4	No Signals	0.8	1.0	1.6	mA
Voltage Gain	G_V	$P_{2ndIFin}$ = –60 dBm	40	43	46	dB
2nd IF Saturated Output Power	$P_{O(sat)2ndIF}$	$P_{2ndIFin}$ = –30 dBm	–14.0	–11.0	–	dBm
PLL Synthesizer Block						
Circuit Current 5	I_{CC}5	PLL All Block Operating	8.7	11.0	14.4	mA
Loop Filter Output (High)	V_{OH}		2.8	–	–	V
Loop Filter Output (Low)	V_{OL}		–	–	0.4	V
Reference Minimum Input Level	V_{REFin}	Z_L = 100 kΩ//0.6 pF Impedance of measurement equipment	200	–	–	mV_{P-P}
Reference Output Swing	V_{REFout}	Z_L = 100 kΩ//0.6 pF Impedance of measurement equipment	2.9	3.0	–	V_{P-P}

STANDARD CHARACTERISTICS (T_A = +25°C, V_{CC} = 3.0 V)

Parameter	Symbol	Test Conditions	Reference	Unit
Pre-amplifier Block (f_{RFin} = 1 575.42 MHz, Z_S = Z_L = 50 Ω)				
Input 1dB Compression Level	$P_{in(1dB)}$	Input/Output matching	−20	dBm
RF Down-converter Block ($P_{1stLOin}$ = −10 dBm, Z_S = Z_L = 50 Ω)				
LO Leakage to IF Pin	LO_{if}	$f_{1stLOin}$ = 1 636.80 MHz	−37	dBm
LO Leakage to RF Pin	LO_{rf}	$f_{1stLOin}$ = 1 636.80 MHz	−36	dBm
Input 3rd Order Intercept Point	$IIP_{3(RF)}$	$f_{RFin}1$ = 1 600 MHz, $f_{RFin}2$ = 1 605 MHz, $f_{1stLOin}$ = 1 660 MHz	−15	dBm
IF Down-converter Block (1st LO oscillating, Z_S = 50 Ω, Z_L = 2 kΩ)				
LO Leakage to 1st IF Pin	LO_{1stif}	$f_{2ndLOin}$ = 65.472 MHz	−90	dBm
LO Leakage to 2nd IF Pin	LO_{2ndif}	$f_{2ndLOin}$ = 65.472 MHz	−63	dBm
Input 3rd Order Intercept Point	$IIP_{3(IF)}$	$f_{1stIFin}1$ = 61.38 MHz, $f_{1stIFin}2$ = 61.48 MHz, $f_{2ndLOin}$ = 65.472 MHz	−27.5	dBm
PLL Synthesizer Block				
Phase Comparing Frequency	f_{PD}	PLL loop	8.184	MHz
VCO Block				
Phase Noise	C/N	PLL Loop, Δ1 kHz of VCO wave	83	dBc/Hz

★ **TYPICAL CHARACTERISTICS (Unless otherwise specified, T_A = +25°C, V_{CC} = 3.0 V)**

— IC TOTAL —

TOTAL CIRCUIT CURRENT
vs. SUPPLY VOLTAGE



— PRE-AMPLIFIER BLOCK —

CIRCUIT CURRENT vs. SUPPLY VOLTAGE



OUTPUT POWER vs. INPUT POWER



OUTPUT POWER vs. INPUT POWER



— RF DOWN-CONVERTER BLOCK —

CIRCUIT CURRENT vs. SUPPLY VOLTAGE



1stIF OUTPUT POWER vs. RF INPUT POWER



1stIF OUTPUT POWER vs. RF INPUT POWER



1stIF OUTPUT POWER vs. 1stLO INPUT POWER



RF CONVERSION GAIN vs. RF INPUT FREQUENCY



RF CONVERSION GAIN vs.
1stIF OUTPUT FREQUENCY



1stIF OUTPUT POWER OF EACH TONE
vs. RF INPUT POWER OF EACH TONE



— IF DOWN-CONVERTER BLOCK —

CIRCUIT CURRENT vs. SUPPLY VOLTAGE



2ndIF OUTPUT POWER
vs. 1stIF INPUT POWER



2ndIF OUTPUT POWER
vs. 1stIF INPUT POWER



IF CONVERSION VOLTAGE GAIN vs.1stIF INPUT FREQUENCY



IF CONVERSION VOLTAGE GAIN vs.1stIF INPUT FREQUENCY



IF CONVERSION VOLTAGE GAIN vs. 2ndIF OUTPUT FREQUENCY



IF CONVERSION VOLTAGE GAIN vs. 2ndIF OUTPUT FREQUENCY



IF CONVERSION VOLTAGE GAIN vs. GAIN CONTROL VOLTAGE



IF CONVERSION VOLTAGE GAIN vs. GAIN CONTROL VOLTAGE



2ndIF OUTPUT POWER OF EACH TONE
vs. 1stIF INPUT POWER OF EACH TONE



— IF AMPLIFIER BLOCK —

CIRCUIT CURRENT vs. SUPPLY VOLTAGE



2ndIF OUTPUT POWER
vs. 2ndIF INPUT POWER



2ndIF OUTPUT POWER
vs. 2ndIF INPUT POWER



VOLTAGE GAIN vs.
2ndIF INPUT FREQUENCY



VOLTAGE GAIN vs.
2ndIF INPUT FREQUENCY



— PLL SYNTHESIZER BLOCK —

CIRCUIT CURRENT vs. SUPPLY VOLTAGE



— REFERENCE BLOCK —

REFERENCE OUTPUT SWING vs.
REFERENCE INPUT FREQUENCY



REFERENCE OUTPUT SWING vs.
REFERENCE INPUT FREQUENCY



REFERENCE OUTPUT SWING vs.
REFERENCE INPUT POWER



REFERENCE OUTPUT SWING vs.
REFERENCE INPUT POWER



Remark The graphs indicate nominal characteristics.

★ MEASUREMENT CIRCUIT

MEASUREMENT CIRCUIT 1 (Pre-Amplifier Block)



MEASUREMENT CIRCUIT 2 (Pre-Amplifier Block: NF)



MEASUREMENT CIRCUIT 3 (RF-MIX Block)



MEASUREMENT CIRCUIT 4 (RF-MIX Block: NF)



MEASUREMENT CIRCUIT 5 (IF Down-Converter Block)



MEASUREMENT CIRCUIT 6 (IF Down-Converter Block: NF)



MEASUREMENT CIRCUIT 7 (IF Amplifier Block)



MEASUREMENT CIRCUIT 8 (IF Amplifier Block: NF)



MEASUREMENT CIRCUIT 9 (IF Amplifier Block: Output Swing)



MEASUREMENT CIRCUIT 10 (1/2 Prescaler)



MEASUREMENT CIRCUIT 11 (1/200 Prescaler)



MEASUREMENT CIRCUIT 12 (REF Output)



★ **PACKAGE DIMENSIONS**

36-PIN PLASTIC QFN (UNIT: mm)



NOTES ON CORRECT USE

(1) Observe precautions for handling because of electro-static sensitive devices.
(2) Form a ground pattern as widely as possible to minimize ground impedance (to prevent abnormal oscillation).
(3) Keep the wiring length of the ground pins as short as possible.
(4) Connect a bypass capacitor (example: 1 000 pF) to the V_{CC} pin.
(5) High-frequency signal I/O pins must be coupled with the external circuit using a coupling capacitor.

★ RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your nearby sales office.

Soldering Method	Soldering Conditions		Condition Symbol
Infrared Reflow	Peak temperature (package surface temperature)	: 260°C or below	IR260
	Time at peak temperature	: 10 seconds or less	
	Time at temperature of 220°C or higher	: 60 seconds or less	
	Preheating time at 120 to 180°C	: 120±30 seconds	
	Maximum number of reflow processes	: 3 times	
	Maximum chlorine content of rosin flux (% mass)	: 0.2%(Wt.) or below	
VPS	Peak temperature (package surface temperature)	: 215°C or below	VP215
	Time at temperature of 200°C or higher	: 25 to 40 seconds	
	Preheating time at 120 to 150°C	: 30 to 60 seconds	
	Maximum number of reflow processes	: 3 times	
	Maximum chlorine content of rosin flux (% mass)	: 0.2%(Wt.) or below	
Wave Soldering	Peak temperature (molten solder temperature)	: 260°C or below	WS260
	Time at peak temperature	: 10 seconds or less	
	Preheating temperature (package surface temperature)	: 120°C or below	
	Maximum number of flow processes	: 1 time	
	Maximum chlorine content of rosin flux (% mass)	: 0.2%(Wt.) or below	
Partial Heating	Peak temperature (pin temperature)	: 350°C or below	HS350
	Soldering time (per side of device)	: 3 seconds or less	
	Maximum chlorine content of rosin flux (% mass)	: 0.2%(Wt.) or below	

Caution Do not use different soldering methods together (except for partial heating).

- **The information in this document is current as of February, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
  The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
  (Note)
  (1) "NEC" as used in this statement means NEC Corporation, NEC Compound Semiconductor Devices, Ltd. and also includes its majority-owned subsidiaries.
  (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4-0110

▶**Business issue**

NEC Compound Semiconductor Devices, Ltd.
5th Sales Group, Sales Division TEL: +81-3-3798-6372 FAX: +81-3-3798-6783 E-mail: salesinfo@csd-nec.com

NEC Compound Semiconductor Devices Hong Kong Limited
Hong Kong Head Office TEL: +852-3107-7303 FAX: +852-3107-7309
Taipei Branch Office TEL: +886-2-8712-0478 FAX: +886-2-2545-3859
Korea Branch Office TEL: +82-2-528-0301 FAX: +82-2-528-0302

NEC Electron Devices European Operations http://www.nec.de/
TEL: +49-211-6503-101 FAX: +49-211-6503-487

California Eastern Laboratories, Inc. http://www.cel.com/
TEL: +1-408-988-3500 FAX: +1-408-988-0279

▶**Technical issue**

NEC Compound Semiconductor Devices, Ltd. http://www.csd-nec.com/
Sales Engineering Group, Sales Division
E-mail: techinfo@csd-nec.com FAX: +81-44-435-1918

CEL California Eastern Laboratories

4590 Patrick Henry Drive
Santa Clara, CA 95054-1817
Telephone: (408) 919-2500
Facsimile: (408) 988-0279

Subject: Compliance with EU Directives

CEL certifies, to its knowledge, that semiconductor and laser products detailed below are compliant with the requirements of European Union (EU) Directive 2002/95/EC Restriction on Use of Hazardous Substances in electrical and electronic equipment (RoHS) and the requirements of EU Directive 2003/11/EC Restriction on Penta and Octa BDE.

CEL Pb-free products have the same base part number with a suffix added. The suffix –A indicates that the device is Pb-free. The –AZ suffix is used to designate devices containing Pb which are exempted from the requirement of RoHS directive (*). In all cases the devices have Pb-free terminals. All devices with these suffixes meet the requirements of the RoHS directive.

This status is based on CEL's understanding of the EU Directives and knowledge of the materials that go into its products as of the date of disclosure of this information.

Restricted Substance per RoHS	Concentration Limit per RoHS (values are not yet fixed)	Concentration contained in CEL devices	
Lead (Pb)	< 1000 PPM	-A	-AZ
		Not Detected	(*)
Mercury	< 1000 PPM	Not Detected	
Cadmium	< 100 PPM	Not Detected	
Hexavalent Chromium	< 1000 PPM	Not Detected	
PBB	< 1000 PPM	Not Detected	
PBDE	< 1000 PPM	Not Detected	

If you should have any additional questions regarding our devices and compliance to environmental standards, please do not hesitate to contact your local representative.